



**-30V P+P-Channel Enhancement Mode MOSFET**
**Description**

The AP30V03D uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.


**General Features**

$V_{DS} = -30V$   $I_D = -30A$


$R_{DS(ON)} < 20m\Omega$  @  $V_{GS} = -10V$  (Type: 16m $\Omega$ )


**Application**

Lithium battery protection

Wireless impact

Mobile phone fast charging


**Package Marking and Ordering Information**

Product ID	Pack	Marking	Qty(PCS)
AP30V03DF	PDFN3*3-8L	AP30V03DF XXX YYYY	5000

**Absolute Maximum Ratings (TC=25°C unless otherwise noted)**

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	-30	V
VGS	Gate-Source Voltage	$\pm 20$	V
ID@TC=25°C	Continuous Drain Current, VGS @ -10V1	-35	A
ID@TC=100°C	Continuous Drain Current, VGS @ -10V1	-22	A
IDM	Pulsed Drain Current2	-70	A
EAS	Single Pulse Avalanche Energy3	72.2	mJ
IAS	Avalanche Current	-38	A
PD@TC=25°C	Total Power Dissipation4	34.7	W
TSTG	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C
R <sub>θJA</sub>	Thermal Resistance Junction-Ambient	62.5	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction-Case1	3.6	°C/W

**-30V P-Channel Enhancement Mode MOSFET**
**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=-250\mu\text{A}$	-30	-33	-	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}$ , $V_{GS}=0\text{V}$ ,	-	-	-1	$\mu\text{A}$
IGSS	Gate to Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}= \pm 20\text{V}$	-	-	$\pm 100$	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=-250\mu\text{A}$	-1.2	-1.5	-2.5	V
RDS(on)	Static Drain-Source on-Resistance note3	$V_{GS}=-10\text{V}$ , $I_D=-10\text{A}$	-	16	20	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}$ , $I_D=-5\text{A}$	-	25	30	
Ciss	Input Capacitance	$V_{DS}=-15\text{V}$ , $V_{GS}=0\text{V}$ , $f=1.0\text{MHz}$	-	1550	-	pF
Coss	Output Capacitance		-	327	-	pF
Crss	Reverse Transfer Capacitance		-	278	-	pF
Qg	Total Gate Charge	$V_{DS}=-15\text{V}$ , $I_D=-9.1\text{A}$ , $V_{GS}=-10\text{V}$	-	30	-	nC
Qgs	Gate-Source Charge		-	5.3	-	nC
Qgd	Gate-Drain("Miller") Charge		-	7.6	-	nC
td(on)	Turn-on Delay Time	$V_{DD}=-15\text{V}$ , $I_D=-6\text{A}$ , $V_{GS}=-10\text{V}$ , $R_{GEN}=2.5\Omega$	-	14	-	ns
tr	Turn-on Rise Time		-	20	-	ns
td(off)	Turn-off Delay Time		-	95	-	ns
tf	Turn-off Fall Time		-	65	-	ns
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	-10	A
ISM	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-40	A
VSD	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$ , $I_S=-11\text{A}$	-	-0.8	-1.2	V

**Note :**


- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3、The EAS data shows Max. rating . The test condition is  $V_{DD}=-25\text{V}$ , $V_{GS}=-10\text{V}$ , $L=0.1\text{mH}$ , $I_{AS}=-5\text{A}$
- 4、The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

**-30V P-Channel Enhancement Mode MOSFET**


**Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$**


**-30V P-Channel Enhancement Mode MOSFET**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Switching Waveform**

**-30V P-Channel Enhancement Mode MOSFET**  
**Package Mechanical Data-PDFN3\*3-8L Double**



Symbol	Common		
	Mm		
	Min	Nom	Max
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.25	0.30	0.39
c	0.14	0.152	0.20
D	3.20	3.30	3.45
D1	3.05	3.15	3.25
D2	0.84	1.04	1.24
D3	2.30	2.45	2.60
E	3.20	3.30	3.40
E1	2.95	3.05	3.15
E2	1.60	1.74	1.90
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.50	0.69	0.80
K1	0.30	0.38	0.53
K2	0.15	0.25	0.35
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
L2	0.27	0.42	0.57
t	0	0.075	0.13
Φ	10°	12°	14°