

30V-Channel Mosfet

Description

The FIR100N03DFNG uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features


- V_{DS} =30V,I_D =100A
 - $R_{DS(ON)}$ <2.5 m Ω @ V_{GS} =10V
 - $R_{DS(ON)}$ <3.5m Ω @ V_{GS} =4.5V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

PIN Connection DFN5X6-8L





Schematic diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR100N03D	FIR100N03DFNG	DFN5X6-8L	-	-	-

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	100	А
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	70.7	Α
Pulsed Drain Current	I _{DM}	300	Α
Maximum Power Dissipation	P _D	65	W
Derating factor		0.43	W/℃
Operating Junction and Storage Temperature Range	T_{J},T_{STG}	-55 To 175	$^{\circ}$ C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{ heta JC}$	2.3	°C/W



Electrical Characteristics (T_C=25 [°]C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Off Characteristics	•		•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	30	35	-	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V,V _{GS} =0V	-	-	1	μΑ	
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA	
On Characteristics (Note 3)							
Gate Threshold Voltage	$V_{GS(th)}$	V _{DS} =V _{GS} ,I _D =250μA	1.2	1.7	2.5	V	
Drain-Source On-State Resistance	D	V _{GS} =10V, I _D =20A	-	1.9	2.5	mΩ	
Diditi-Source Off-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =10A		2.9	3.5		
Forward Transconductance	g FS	V _{DS} =10V,I _D =20A	32	-	-	S	
Dynamic Characteristics (Note4)		(B)					
Input Capacitance	C _{lss}	V _{DS} =15V,V _{GS} =0V,	-	5000	-	PF	
Output Capacitance	Coss	F=1.0MHz	-	1135	-	PF	
Reverse Transfer Capacitance	C _{rss}	F = 1.01VII 12	-	563	-	PF	
Switching Characteristics (Note 4)							
Turn-on Delay Time	t _{d(on)}		-	26	-	nS	
Turn-on Rise Time	t _r	V_{DD} =15V, R_L =15 Ω	-	24	-	nS	
Turn-Off Delay Time	$t_{d(off)}$	V_{GS} =10V, R_{G} =2.5 Ω		91	-	nS	
Turn-Off Fall Time	t _f		7	39	-	nS	
Total Gate Charge	Q_g	V -45VI -20A	-	38		nC	
Gate-Source Charge	Q _{gs}	$V_{DS}=15V,I_{D}=20A,$ $V_{GS}=10V$	-	9		nC	
Gate-Drain Charge	Q_{gd}	V _{GS} -10V	-	13		nC	
Drain-Source Diode Characteristics							
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =10A	-		1.2	V	
Diode Forward Current (Note 2)	Is		-	-	100	Α	
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	42	-	nS	
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	39	-	nC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD			y LS+LD)		


Notes:

- **1.** Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




Test circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit








Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward






Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V_{GS(th)} vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance



Package Dimensions



Complete	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
Α	0.900	1.000	0.035	0.039	
A3	0.254REF.		0.010	REF.	
D	4.944	5.096	0.195	0.201	
E	5.974	6.126	0.235	0.241	
D1	3.910	4.110	0.154	0.162	
E1	3.375	3.575	0.133	0.141	
D2	4.824	4.976	0.190	0.196	
E2	5.674	5.826	0.223	0.229	
k	1.190	1.390	0.047	0.055	
b	0.350	0.450	0.014	0.018	
е	1.270TYP.		0.050	TYP.	
L	0.559	0.711	0.022	0.028	
L1	0.424	0.576	0.017	0.023	
Н	0.574	0.726	0.023	0.029	
θ	8°	12°	8°	12°	



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different
 packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice!
 Customers should obtain the latest version information before ordering, and verify whether the relevant
 information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018-01-01	1.0	Initial release	